

FIG. 1




FIG.2




FIG. 3




FIG.4




FIG.5





FIG. 6






FIG. 7

FIG. 7 is a timing diagram showing the sequence of events for a system over 14 clock cycles. The signals are as follows:

FIG. 8




FIG.9






FIG.10




FIG. 11




FIG.12





FIG.13






FIG.14  
(PRIOR ART)

FIG. 14 (PRIOR ART)

FIG. 15 (PRIOR ART)




FIG.16 (PRIOR ART)






FIG. 18 (PRIOR ART)

